How to install and use your new XStend Board
# Table of Contents

Table of Contents ........................................................................................................... 2

Preliminaries .................................................................................................................. 4

Getting Help! ..................................................................................................................... 4

Take notice!! ....................................................................................................................... 4

Packing List ...................................................................................................................... 4

Installation ......................................................................................................................... 5

Inserting the XSA Board into an XStend Board.............................................................. 5

Applying Power to Your XStend Board ......................................................................... 6

Making Connections to Your XSA and XStend Boards ............................................... 7

Setting the Jumpers on Your XStend Board ................................................................. 8

Programmer's Models .................................................................................................... 9

XStend Board Capabilities ......................................................................................... 9

XStend Board Components ....................................................................................... 10

LEDs ............................................................................................................................... 11

DIP Switch and Pushbuttons ...................................................................................... 12

RS-232 Port .................................................................................................................. 13

USB 1.1 Interface ...................................................................................................... 13

SRAM .......................................................................................................................... 14

IDE Interface ............................................................................................................. 14

Stereo Audio Codec ................................................................................................... 15

XSA Board Mounting Sockets ................................................................................... 16

Daughterboard Connector ......................................................................................... 16

Prototyping Area ....................................................................................................... 16

Interactions Between the XSA Board and XStend Board Components ....................... 16

XSA Pushbutton Interactions ..................................................................................... 17
Preliminaries

Getting Help!

Here are some places to get help if you encounter problems:

- If you can’t get the XStend Board hardware to work, submit a problem report at http://www.xess.com/help.html. Our web site also has
  - answers to frequently-asked-questions,
  - example designs for the XS Boards,
  - application notes,
  - a place to sign-up for our email forum where you can post questions to other XS Board users.

Take notice!!

- The XStend Board V2.1 is not compatible with the XS95, XS40 or XSTE5 Boards! Do not plug XS95, XS40 or XSTE5 Boards into the XStend Board V2.1!
- If you are connecting a 9VDC power supply to your XStend Board, please make sure the center terminal of the plug is positive and the outer sleeve is negative!

Packing List

Here is what you should have received in your package:

- an XStend Board;
- an XSTOOLs CDROM with software utilities and documentation for using the XStend Board.
2

Installation

Inserting the XSA Board into an XStend Board

The XSA Board is inserted into the XStend Board as shown below. The XSA Board is inserted into the inner-most columns of the socket strips. Orient the parallel port, VGA port and PS/2 port connectors on the XSA Board as indicated on the XStend Board!!
Applying Power to Your XStend Board

You can supply power to your XStend Board in four ways. Do not apply power from more than one source at a time!!

You can attach a 9V DC power supply to the XSA Board and the XStend Board will draw its power through the XSA Board prototyping header as shown below. (The power supply should have a 2.1 mm female, center-positive plug and be capable of delivering at least 500 mA.)

Or you can attach the 9V DC power supply directly to jack J7 on the XStend Board. Now the XSA Board will draw its power from the XStend Board.
You can also attach a standard ATX PC power supply to the XStend Board through connector J6.

Finally, you can power the XStend Board from a dual 5V / 3.3V power supply directly to binding posts on the XStend Board. (The binding posts are not provided.)

Making Connections to Your XSA and XStend Boards

You can make the same connections to your XSA Board whether it is inserted into the XStend Board or used stand-alone. A 6' DB25 male-to-male cable attaches from the parallel port on the PC to the female DB-25 connector (J8) at the top on the XSA Board. You can connect a VGA monitor to the 15-pin connector (J3) at the bottom of your XSA Board. And you can accept inputs from a keyboard or mouse by connecting it to the PS/2 connector (J4) at the bottom of your XSA Board.
The XStend Board offers some additional connection opportunities. You can connect the peripheral end of a USB 1.1 cable to the USB port (J5) on the XStend Board while the host end attaches to a PC USB port. You can perform serial communications by attaching a 9-pin RS-232 null-modem cable between the DB9 connector (J9) on the XStend Board and a serial port on a PC. You can capture audio output from a CD player or a microphone by attaching them to the 3.5mm stereo input jack (J1) on the XStend Board, while audio can be sent to a pair of headphones through the stereo output jack (J2).

### Setting the Jumpers on Your XStend Board

The default jumper settings shown in Table 1 configure your XStend Board for use in a logic design environment. You will need to change the jumper settings only if you are:

- manually resetting the audio codec circuit,
- accepting audio signals from a low-amplitude source (e.g., a passive microphone),
- not using the USB interface.

- Table 1: Jumper settings for XSA Boards.

<table>
<thead>
<tr>
<th>Jumper</th>
<th>Setting</th>
<th>Purpose</th>
</tr>
</thead>
<tbody>
<tr>
<td>JP1</td>
<td>Off (default)</td>
<td>Removing this shunt allows the audio codec to process stereo audio signals.</td>
</tr>
<tr>
<td></td>
<td>On</td>
<td>Placing a shunt on this jumper resets the audio codec and halts any input or output of stereo audio signals.</td>
</tr>
<tr>
<td>JP2</td>
<td>Off (default)</td>
<td>Removing this shunt interrupts power to a passive microphone attached to the left stereo input channel.</td>
</tr>
<tr>
<td></td>
<td>On</td>
<td>Placing a shunt on this jumper provides power to a passive microphone attached to the left stereo input channel.</td>
</tr>
<tr>
<td>JP3</td>
<td>Off (default)</td>
<td>Removing this shunt interrupts power to a passive microphone attached to the right stereo input channel.</td>
</tr>
<tr>
<td></td>
<td>On</td>
<td>Placing a shunt on this jumper provides power to a passive microphone attached to the right stereo input channel.</td>
</tr>
<tr>
<td>JP4</td>
<td>Off</td>
<td>Removing this shunt sets the gain on the left stereo input channel to 48.</td>
</tr>
<tr>
<td></td>
<td>On (default)</td>
<td>Placing a shunt on this jumper sets the gain on the left stereo input channel. to 1.</td>
</tr>
<tr>
<td>JP5</td>
<td>Off</td>
<td>Removing this shunt sets the gain on the right stereo input channel to 48.</td>
</tr>
<tr>
<td></td>
<td>On (default)</td>
<td>Placing a shunt on this jumper sets the gain on the right stereo input channel. to 1.</td>
</tr>
<tr>
<td>JP10</td>
<td>Off</td>
<td>Removing this shunt disconnects the XSA Board from the I2C data signal of the USB interface.</td>
</tr>
<tr>
<td></td>
<td>On (default)</td>
<td>Placing a shunt on this jumper connects the XSA Board to the I2C data signal of the USB interface.</td>
</tr>
<tr>
<td>JP11</td>
<td>Off</td>
<td>Removing this shunt disconnects the XSA Board from the I2C clock signal of the USB interface.</td>
</tr>
<tr>
<td></td>
<td>On (default)</td>
<td>Placing a shunt on this jumper connects the XSA Board to the I2C clock signal of the USB interface.</td>
</tr>
<tr>
<td>JP12</td>
<td>Off</td>
<td>Removing this shunt disconnects the XSA Board from the clock output of the USB interface.</td>
</tr>
<tr>
<td></td>
<td>On (default)</td>
<td>Placing a shunt on this jumper connects the XSA Board to the clock output of the USB interface.</td>
</tr>
</tbody>
</table>
3

Programmer’s Models

This section describes the various sections of the XStend Board and shows how the prototyping header pins of the XSA Board are connected to the XStend Board circuitry. Please refer to the complete schematics and pin list at the end of this document if you need more details.

XStend Board Capabilities

The XSA Boards offer a flexible, low-cost method of prototyping FPGA designs. However, their small physical size limits the amount of support circuitry they can hold. The XStend Board removes this limitation by providing additional support circuitry that the XSA Boards can access through their prototyping header interfaces.

The XStend Board contains resources that extend the range of applications of the XSA Boards into these new areas:

- The pushbuttons, DIP switches, LEDs, and prototyping area are useful for basic lab experiments.
- The static RAM can be used when the larger SDRAM on the XSA Board is overkill for a particular application.
- The stereo codec and dual-channel analog input/output circuitry are useful for processing of audio signals in combination with DSP circuits synthesized for the FPGA.
- The USB 1.1 interface lets the XSA Board appear as a low-speed or full-speed USB peripheral to a PC.
- The RS-232 interface is useful when the XSA Board needs to send information over a low-speed serial communication link.
- The IDE interface provides the XSA Board with access to a hard disk for data storage and retrieval.
The XStend Board extends the capabilities of the XSA Boards by providing:

- additional bargraph LED and LED digits;
- DIP switches and pushbuttons;
- an RS-232 port;
- a USB 1.1 peripheral interface;
- an additional 128 Kbytes of static RAM;
- an IDE interface to hard disks;
- a stereo audio codec with left/right input and output channels;
- mounting sockets for an XSA Board;
- a 42×2 header connector for add-on daughterboards (optional);
- a 2.75"×3.5" prototyping area with access to both the 3.3V or 5V supply.

These resources are shown in the simplified view of the XStend Board. Each of these resources will be described in the following sections.
Figure 1: Simplified layout of the XStend Board.

**LEDs**

The XStend Board provides an XSA Board with a ten-segment bargraph LED and two more LED seven-segment displays. All of these LEDs are active-high meaning that an LED segment will glow when a high logic level is applied to it.
**Listing 1** shows the connections from the FPGA on the XSA Board to the LEDs on the XStend Board expressed as UCF constraints (click [here](#) for UCF syntax and usage tips).

- **Listing 1**: Connections between the XStend LEDs and the FPGA on the XSA Board.

```ucf
net ledtwo<0> loc=p47;  # rightmost 7-segment LED
net ledtwo<1> loc=p40;
net ledtwo<2> loc=p28;
net ledtwo<3> loc=p29;
net ledtwo<4> loc=p27;
net ledtwo<5> loc=p42;
net ledtwo<6> loc=p48;
net ledtwo<7> loc=p38;
net ledone<0> loc=p64;  # leftmost 7-segment LED
net ledone<1> loc=p65;
net ledone<2> loc=p76;
net ledone<3> loc=p50;
net ledone<4> loc=p51;
net ledone<5> loc=p54;
net ledone<6> loc=p56;
net ledone<7> loc=p63;
net barled<1> loc=p68;  # bargraph LED
net barled<2> loc=p44;
net barled<3> loc=p46;
net barled<4> loc=p49;
net barled<5> loc=p57;
net barled<6> loc=p62;
net barled<7> loc=p60;
net barled<8> loc=p67;
net barled<9> loc=p39;
net barled<10> loc=p59;
```

**DIP Switch and Pushbuttons**

The XStend has a bank of eight DIP switches and three pushbuttons that are accessible by an XSA Board. (There is a fourth pushbutton labeled PROG, which is used to initiate the programming of the XSA Board. It is not intended to be a general-purpose input.)

When closed or ON, each DIP switch pulls the connected pin of the XS Board to ground. When the DIP switch is open or OFF, the pin is pulled high through a resistor. **When not being used, the DIP switches should be left in the open or OFF configuration so the pins of the XSA Board are not tied to ground and can freely move between logic low and high levels.**

When pressed, each pushbutton pulls the connected pin of the XS Board to ground. Otherwise, the pin is pulled high through a resistor.

**Listing 2** shows the connections from the FPGA on the XSA Board to the switches on the XStend Board expressed as UCF constraints.
• **Listing 2:** Connections between the XStend DIP/pushbutton switches and the FPGA on the XSA Board.

```
net pushsw<3> loc=p78;  # pushbuttons
net pushsw<4> loc=p26;
net pushsw<5> loc=p23;
net dipsw<1> loc=p30;  # DIP switches
net dipsw<2> loc=p58;
net dipsw<3> loc=p74;
net dipsw<4> loc=p75;
net dipsw<5> loc=p66;
net dipsw<6> loc=p77;
net dipsw<7> loc=p80;
net dipsw<8> loc=p79;
```

**RS-232 Port**

The XStend Board has a 9-pin RS-232 port that provides the XSA Board with the transmit and receive serial data streams (TD and RD, respectively) as well as the flow control signals (RTS and CTS, respectively). The pin functions on the XStend Board RS-232 port are identical to those found on a PC serial port, so a null modem cable that swaps the TD/RD and CTS/RTS lines is needed if the XStend Board and PC are to communicate.

**Listing 3** shows the connections from the FPGA on the XSA Board to the RS-232 port pins on the XStend Board expressed as UCF constraints.

• **Listing 3:** Connections between the XStend RS-232 port and the FPGA on the XSA Board.

```
net td  loc=p83;  # RS232 TD port pin 3
net rd  loc=p60;  # RS232 RD port pin 2
net rts loc=p80;  # RS232 RTS port pin 7
net cts loc=p62;  # RS232 CTS port pin 8
```

**USB 1.1 Interface**

The XStend Board uses a Philips **PDIUSB11** USB-to-I²C interface chip to provide the XSA Board with a USB communication link. The FPGA accesses registers on the chip via the serial clock and data lines of the I²C link. By reading and writing these registers, the FPGA can act as a USB peripheral with the USB interface chip handling the low-level data transactions for the USB bus.

The USB interface chip also provides an interrupt signal to alert the FPGA when USB transactions need to be processed. In addition, a SUSPEND signal is also output from the chip to alert the FPGA when the USB bus loses power or otherwise ceases operations. Finally, a clock output from the chip is made available to the XSA Board on its external clock input of the programmable oscillator. The frequency of this clock is $48 \text{ MHz} / (N+1)$ where $N$ is a value loaded into a register on the chip through the I²C interface.

**Listing 4** shows the connections from the FPGA on the XSA Board to the USB interface chip on the XStend Board expressed as UCF constraints.
• **Listing 4:** Connections between the XStend USB interface chip and the FPGA on the XSA Board.

```plaintext
net sda  loc=p85;  # I2C data signal
net scl  loc=p84;  # I2C clock signal
net susp loc=p29;  # SUSPEND signal
net intr loc=p28;  # INTERRUPT signal
```

**SRAM**

The XStend Board gives the XSA Board access to a Cypress CY7C109 128 KByte SRAM.

**Listing 5** shows the connections from the XSA Board to the SRAM on the XStend Board (expressed as UCF constraints):

• **Listing 5:** Connections between the XStend SRAM and the FPGA on the XSA Board.

```plaintext
net ceb  loc=p79;  # chip-enable (active-low)
net oeb  loc=p43;  # output-enable (active-low)
net web  loc=p58;  # write-enable (active-low)
net a<0> loc=p27;  # address lines
net a<1> loc=p38;
net a<2> loc=p66;
net a<3> loc=p65;
net a<4> loc=p64;
net a<5> loc=p63;
net a<6> loc=p56;
net a<7> loc=p54;
net a<8> loc=p42;
net a<9> loc=p40;
net a<10> loc=p28;
net a<11> loc=p29;
net a<12> loc=p51;
net a<13> loc=p47;
net a<14> loc=p50;
net a<15> loc=p48;
net a<16> loc=p39;
net d<0> loc=p60;  # data lines
net d<1> loc=p62;
net d<2> loc=p67;
net d<3> loc=p57;
net d<4> loc=p49;
net d<5> loc=p46;
net d<6> loc=p44;
net d<7> loc=p68;
```

**IDE Interface**

The XStend Board provides the XSA Board with access to a hard disk through the IDE interface connector. The FPGA stores and retrieves data from the disk by reading and writing registers on the disk through the IDE interface. These registers are accessed using the read and write strobes in combination with the register bank select lines, the three-bit register address bus and the sixteen-bit IDE data bus.
In addition to polled access, the IDE interface also allows DMA access using the DMA request and acknowledge signals along with the I/O ready signal.

**Listing 6** shows the connections from the FPGA on the XSA Board to the IDE interface chip on the XStend Board expressed as UCF constraints.

- **Listing 6**: Connections between the XStend IDE interface and the FPGA on the XSA Board.

```ucf
net ide_resetb  loc=p31;  # reset
net ide_dmarq   loc=p27;  # DMA request
net ide_dmackb  loc=p38;  # DMA acknowledge
net ide_intrq   loc=p40;  # interrupt
net ide_iordy   loc=p39;  # I/O ready
net ide_diorb   loc=p86;  # read strobe
net ide_diowb   loc=p87;  # write strobe
net ide_cs0b    loc=p54;  # register bank select 0
net ide_cs1b    loc=p56;  # register bank select 1
net ide_da<0>   loc=p64;  # register address lines
net ide_da<1>   loc=p66;  
net ide_da<2>   loc=p63;  
net ide_d<0>    loc=p68;  # data I/O lines
net ide_d<1>    loc=p44;  
net ide_d<2>    loc=p46;  
net ide_d<3>    loc=p49;  
net ide_d<4>    loc=p57;  
net ide_d<5>    loc=p62;  
net ide_d<6>    loc=p60;  
net ide_d<7>    loc=p67;  
net ide_d<8>    loc=p42;  
net ide_d<9>    loc=p43;  
net ide_d<10>   loc=p47;  
net ide_d<11>   loc=p48;  
net ide_d<12>   loc=p50;  
net ide_d<13>   loc=p51;  
net ide_d<14>   loc=p58;  
net ide_d<15>   loc=p65;  
```

**Stereo Audio Codec**

The XStend Board has an AK4551 stereo audio codec that accepts two analog input channels, digitizes the analog values, and sends the digital values to the XSA Board as a serial bit stream. The codec also accepts a serial bit stream from the XSA Board and converts it into two analog output signals that exit the XStend Board.

**Listing 7** shows the connections from the FPGA on the XSA Board to the codec interface on the XStend Board (expressed as UCF constraints):

- **Listing 7**: Connections between the XStend stereo codec and the FPGA on the XSA Board.

```ucf
net mclk        loc=p77;  # master clock to codec
net lrck        loc=p59;  # left/right codec channel select
net sclk        loc=p75;  # serial data clock
```
The analog stereo input and output signals enter and exit the XStend Board through the 3.5mm jacks J1 and J2, respectively. The output of an audio CD player can be input through J1 and a set of small stereo headphones can be connected to J2 for listening to the processed output. In addition, a passive microphone can be connected to J1 by placing shunts on jumpers JP2 and JP3 and removing shunts from JP4 and JP5.

**XSA Board Mounting Sockets**

The XSA Board is mounted using the inner rows of the double-row sockets on the XStend Board. These sockets connect the prototyping header of the XSA Board to the components of the XStend Board.

In addition, the outer rows of each socket provide access points for probing the signals that go through the sockets. Each hole in the outer rows is electrically connected to the horizontally adjacent hole on the inner rows. Small wires (22-gauge or less) can be inserted in the holes on the outer rows and logic or oscilloscope probes can be attached to monitor the signals going through the mounting socket.

**Daughterboard Connector**

Daughterboards with specialized circuitry can be connected to the XStend board through connector J4. This 42×2 connector brings all the I/O and VCC/GND from the XSA Board to the daughterboard.

**Prototyping Area**

The XStend Board has a prototyping area consisting of component through-holes on an 0.1”×0.1” grid. Components in this area can access to the +5V, +3.3V and signal ground by making connections to the appropriate pins on the JP9 header.

Connections from the XSA Board to the prototyping area are made through the daughterboard header. Each pin on J4 is explicitly labeled with the corresponding number of the FPGA pin it connects to on the XSA Board. For example, the pin at the bottom-left of J4 on the XStend Board is connected to pin 111 of the FPGA on the XSA Board.

**Interactions Between the XSA Board and XStend Board Components**

Many of the FPGA pins on the XSA Board are connected to two or more components on the XSA and/or XStend Board. This causes interactions that may make it difficult or impossible to use these components in the same application. This section will provide an overview of some of the possible interactions between the components. These discussions are overly pessimistic in terms of what components cannot be used together in a single application, so advanced users are encouraged to check the list of pin assignments in Appendix A for more details.
XSA Pushbutton Interactions

The pushbutton on the XSA Board connects to the same FPGA pin as the data pin of the XSA Board’s PS/2 port. These components cannot be used simultaneously.

XSA VGA Port Interactions

The horizontal and vertical sync signals of the XSA Board use the same FPGA pins as two of the pushbuttons on the XStend Board (SW3 and SW4). These components cannot be used simultaneously.

XSA DIP Switches

The DIP switch on the XSA Board shares FPGA pins with the XSA Board Flash RAM and the XStend Board SRAM chip, seven-segment LED (LED1) and the IDE interface. Therefore, the XSA Board DIP switches should be left in the OFF (OPEN) position if these other components are being used.

XSA Flash RAM

The Flash RAM on the XSA Board shares FPGA pins with the XSA Board DIP switch, seven-segment LED and CPLD parallel port interface, and with the XStend Board SRAM, both seven-segment LEDs, bargraph LED, stereo audio codec, DIP switch, USB port and IDE interface.

The Flash RAM and SRAM can be deselected using their respective chip-select signals, so these components can be used simultaneously in an application. The IDE interface can also be used at the same time as these other two components by activating its read or write control signal only when the Flash RAM and SRAM are not selected.

The codec, DIP switches (on both the XSA and XStend Boards), LEDs (on both the XSA and XStend Boards) and USB port do not have chip-selects. Therefore, these components cannot be used in applications where the Flash RAM is needed.

The default parallel port interface programmed into the XSA Board CPLD will disable outputs that interfere with the operations of the Flash RAM. Therefore, it can be used without modification in applications that employ the Flash RAM.

XSA Seven-Segment LED

The seven-segment LED on the XSA Board shares FPGA pins with the XSA Board Flash RAM and the XStend Board SRAM, bargraph LED, RS-232 port and IDE interface. Therefore, these components cannot be used in applications where the seven-segment LED on the XSA Board is needed.

XSA SDRAM

The synchronous DRAM chip on the XSA Board does not share any FPGA pins with any other components. Therefore, any application can use the SDRAM regardless of the other components that are to be used.
**XStend Codec**

The stereo audio codec on the XStend Board shares FPGA pins with the XSA Board Flash RAM and the XStend Board bargraph LED, seven-segment LED (LED1), and DIP switch. Therefore, these components cannot be used in applications where the codec is needed.

**RS-232 Port**

The RS-232 port on the XStend Board shares FPGA pins with the XSA Board Flash RAM and seven-segment LED, and with the XStend Board SRAM, DIP switch, bargraph LED and IDE interface.

The Flash RAM, SRAM, and IDE interface can be deselected using their respective chip-select or read/write signals, so these components can be used simultaneously in an application with the RS-232 port. The RS-232 port has resistors on its outputs that drive the FPGA pins so these signals will be overridden by the Flash RAM, SRAM or IDE signals when they are active.

The DIP switch and LEDs (on both the XSA and XStend Boards) do not have chip-selects. Therefore, these components cannot be used in applications where the RS-232 port is needed.

**USB Interface**

The USB interface on the XStend Board shares FPGA pins with the XSA Board Flash RAM and the XStend Board SRAM and one seven-segment LED (LED2).

The Flash RAM and SRAM can be deselected using their respective chip-select signals, so these components can be used simultaneously in an application with the USB interface. The USB interface signals have resistors on the outputs that drive the FPGA pins so these signals will be overridden by the Flash RAM or SRAM signals when they are active.

The LED does not have a chip-select. Therefore, it cannot be used in applications where the USB interface port is needed.

**XStend DIP Switch**

The DIP switch on the XStend Board shares FPGA pins with the XSA Board Flash RAM, CPLD parallel port interface, and the /WRITE pin that controls configuration of the FPGA, and with the XStend Board SRAM, stereo audio codec and IDE interface. Therefore, the XStend Board DIP switches should be left in the OFF (OPEN) position if these other components are being used.

If the XStend Board DIP switch is used, then the Flash RAM and SRAM should not be enabled, and registers in the IDE interface should not be read or written. Position 1 of the DIP switch should be in the OFF (OPEN) position so the /WRITE signal of the FPGA can be controlled when the FPGA is being configured. There are resistors in the outputs of the codec that drive the FPGA so these signals can be overridden if the DIP switch is used. The CPLD on the XSA Board must also be programmed with the alternate parallel port
interface found in the XSA\dwnldpa2.svf file so it will not drive the pins of the FPGA that are already being pulled low by the DIP switch.

**XStend LEDs**

The seven-segment LED1 on the XStend Board shares FPGA pins with the XSA Board Flash RAM, CPLD parallel port interface and DIP switch, and with the XStend Board SRAM, stereo audio codec and IDE interface. Therefore, these components cannot be used in applications where the seven-segment LED1 on the XStend Board is needed. The alternate parallel port interface found in the XSA\dwnldpa2.svf file must also be programmed into the CPLD on the XSA Board so it does not drive the segments of LED1 when the FPGA tries to do so.

The seven-segment LED2 on the XStend Board shares FPGA pins with the XSA Board Flash RAM, CPLD parallel port interface and DIP switch, and with the XStend Board SRAM, USB interface and IDE interface. Therefore, these components cannot be used in applications where the seven-segment LED2 on the XStend Board is needed. The alternate parallel port interface found in the XSA\dwnldpa2.svf file must also be programmed into the CPLD on the XSA Board so it does not drive the segments of LED2 when the FPGA tries to do so.

The bargraph LED on the XStend Board shares FPGA pins with the XSA Board Flash RAM and seven-segment LED, and with the XStend Board SRAM, stereo audio codec, RS-232 port, and IDE interface. Therefore, these components cannot be used in applications where the bargraph LED on the XStend Board is needed.

**XStend IDE Interface**

The IDE interface on the XStend Board shares FPGA pins with the XSA Board Flash RAM, seven-segment LED, CPLD parallel port interface and DIP switch, and with the XStend Board SRAM, RS-232 port, bargraph and seven-segment LEDs, and DIP switch.

The Flash RAM and SRAM can be deselected using their respective chip-select signals, so these components can be used simultaneously in an application with the IDE interface. The IDE interface can also be used at the same time as these other two components by activating its read or write control signal only when the Flash RAM and SRAM are deselected.

The DIP switches and LEDs (on both the XSA and XStend Boards) do not have chip-selects. Therefore, these components cannot be used in applications where the IDE interface is needed.

The RS-232 port has resistors on its outputs that drive the FPGA pins so these signals will be overridden by the IDE signals when they are active. So the RS-232 port and IDE interface can both be used in the same application.

The alternate parallel port interface found in the XSA\dwnldpa2.svf file must also be programmed into the CPLD on the XSA Board so it does not drive the pins of the FPGA that are already being driven through the IDE interface.
The SRAM on the XStend Board shares FPGA pins with the XSA Board Flash RAM, seven-segment LED, CPLD parallel port interface and DIP switch, and with the XStend Board RS-232 port, bargraph and seven-segment LEDs, DIP switch, USB interface and IDE interface.

The Flash RAM and IDE interface can be deselected using their respective chip-select or read/write signals, so these components can be used simultaneously in an application with the SRAM.

The DIP switches and LEDs (on both the XSA and XStend Boards) do not have chip-selects. Therefore, these components cannot be used in applications where the SRAM is needed.

The RS-232 port and USB interface both have resistors on their outputs that drive the FPGA pins so these signals will be overridden by the SRAM signals when they are active. So the RS-232 port, USB interface and IDE interface can all be used in the same application.

The alternate parallel port interface found in the XSA\dwnldpa2.svf file must also be programmed into the CPLD on the XSA Board so it does not drive the pins of the FPGA that are already being driven on the SRAM.
XStend + XSA Pin Connections

The following table lists the connections between the XStend Board components and the components of the XSA Board. The columns of the table are arranged as follows:

Column 1 lists the Spartan-II FPGA pin. It is left blank if there is no connection to the FPGA for this function. Pins marked with * are useable as general-purpose I/O through the prototyping header; pins denoted with ** can be used as general-purpose I/O only if the CPLD interface is reprogrammed with the alternate parallel port interface stored in the dwnldpa2.svf file; pins with no marking cannot be used as general-purpose I/O at all.

Column 2 lists the XC9572XL CPLD pin. It is left blank if there is no connection to the CPLD for this function.

Column 3 lists the pins of other devices on the XSA Board that are connected to the associated FPGA and/or CPLD pin.

Column 4 lists the pin of the XSA prototyping header that is connected to the associated FPGA and/or CPLD pin.

Columns 5–7 list the pins of devices on the Xstend Board that will connect to the FPGA and/or CPLD when the XSA Board is inserted into an Xstend Board.
<table>
<thead>
<tr>
<th>FPGA</th>
<th>CPLD</th>
<th>XSA Function</th>
<th>Proto. Pin</th>
<th>XST-2.x Functions</th>
</tr>
</thead>
<tbody>
<tr>
<td>1</td>
<td>13</td>
<td>SPARTAN-TCK</td>
<td>+3.3V</td>
<td>16</td>
</tr>
<tr>
<td>2</td>
<td>3</td>
<td>SDRAM-A7</td>
<td>+3.3V</td>
<td>17</td>
</tr>
<tr>
<td>3</td>
<td>4</td>
<td>SDRAM-A1</td>
<td>+3.3V</td>
<td>18</td>
</tr>
<tr>
<td>4</td>
<td>5</td>
<td>SDRAM-A6</td>
<td>+3.3V</td>
<td>19</td>
</tr>
<tr>
<td>5</td>
<td>6</td>
<td>SDRAM-A2</td>
<td>+3.3V</td>
<td>20</td>
</tr>
<tr>
<td>6</td>
<td>7</td>
<td>SDRAM-A5</td>
<td>+3.3V</td>
<td>21</td>
</tr>
<tr>
<td>7</td>
<td>8</td>
<td>SDRAM-A8</td>
<td>+3.3V</td>
<td>22</td>
</tr>
</tbody>
</table>

<table>
<thead>
<tr>
<th>FPGA</th>
<th>CPLD</th>
<th>XSA Function</th>
<th>Proto. Pin</th>
<th>XST-2.x Functions</th>
</tr>
</thead>
<tbody>
<tr>
<td>1</td>
<td>13</td>
<td>SPARTAN-TCK</td>
<td>+3.3V</td>
<td>16</td>
</tr>
<tr>
<td>2</td>
<td>3</td>
<td>SDRAM-A7</td>
<td>+3.3V</td>
<td>17</td>
</tr>
<tr>
<td>3</td>
<td>4</td>
<td>SDRAM-A1</td>
<td>+3.3V</td>
<td>18</td>
</tr>
<tr>
<td>4</td>
<td>5</td>
<td>SDRAM-A6</td>
<td>+3.3V</td>
<td>19</td>
</tr>
<tr>
<td>5</td>
<td>6</td>
<td>SDRAM-A2</td>
<td>+3.3V</td>
<td>20</td>
</tr>
<tr>
<td>6</td>
<td>7</td>
<td>SDRAM-A5</td>
<td>+3.3V</td>
<td>21</td>
</tr>
<tr>
<td>7</td>
<td>8</td>
<td>SDRAM-A8</td>
<td>+3.3V</td>
<td>22</td>
</tr>
</tbody>
</table>

<table>
<thead>
<tr>
<th>FPGA</th>
<th>CPLD</th>
<th>XSA Function</th>
<th>Proto. Pin</th>
<th>XST-2.x Functions</th>
</tr>
</thead>
<tbody>
<tr>
<td>1</td>
<td>13</td>
<td>SPARTAN-TCK</td>
<td>+3.3V</td>
<td>16</td>
</tr>
<tr>
<td>2</td>
<td>3</td>
<td>SDRAM-A7</td>
<td>+3.3V</td>
<td>17</td>
</tr>
<tr>
<td>3</td>
<td>4</td>
<td>SDRAM-A1</td>
<td>+3.3V</td>
<td>18</td>
</tr>
<tr>
<td>4</td>
<td>5</td>
<td>SDRAM-A6</td>
<td>+3.3V</td>
<td>19</td>
</tr>
<tr>
<td>5</td>
<td>6</td>
<td>SDRAM-A2</td>
<td>+3.3V</td>
<td>20</td>
</tr>
<tr>
<td>6</td>
<td>7</td>
<td>SDRAM-A5</td>
<td>+3.3V</td>
<td>21</td>
</tr>
<tr>
<td>7</td>
<td>8</td>
<td>SDRAM-A8</td>
<td>+3.3V</td>
<td>22</td>
</tr>
</tbody>
</table>

<table>
<thead>
<tr>
<th>FPGA</th>
<th>CPLD</th>
<th>XSA Function</th>
<th>Proto. Pin</th>
<th>XST-2.x Functions</th>
</tr>
</thead>
<tbody>
<tr>
<td>1</td>
<td>13</td>
<td>SPARTAN-TCK</td>
<td>+3.3V</td>
<td>16</td>
</tr>
<tr>
<td>2</td>
<td>3</td>
<td>SDRAM-A7</td>
<td>+3.3V</td>
<td>17</td>
</tr>
<tr>
<td>3</td>
<td>4</td>
<td>SDRAM-A1</td>
<td>+3.3V</td>
<td>18</td>
</tr>
<tr>
<td>4</td>
<td>5</td>
<td>SDRAM-A6</td>
<td>+3.3V</td>
<td>19</td>
</tr>
<tr>
<td>5</td>
<td>6</td>
<td>SDRAM-A2</td>
<td>+3.3V</td>
<td>20</td>
</tr>
<tr>
<td>6</td>
<td>7</td>
<td>SDRAM-A5</td>
<td>+3.3V</td>
<td>21</td>
</tr>
<tr>
<td>7</td>
<td>8</td>
<td>SDRAM-A8</td>
<td>+3.3V</td>
<td>22</td>
</tr>
</tbody>
</table>

<table>
<thead>
<tr>
<th>FPGA</th>
<th>CPLD</th>
<th>XSA Function</th>
<th>Proto. Pin</th>
<th>XST-2.x Functions</th>
</tr>
</thead>
<tbody>
<tr>
<td>1</td>
<td>13</td>
<td>SPARTAN-TCK</td>
<td>+3.3V</td>
<td>16</td>
</tr>
<tr>
<td>2</td>
<td>3</td>
<td>SDRAM-A7</td>
<td>+3.3V</td>
<td>17</td>
</tr>
<tr>
<td>3</td>
<td>4</td>
<td>SDRAM-A1</td>
<td>+3.3V</td>
<td>18</td>
</tr>
<tr>
<td>4</td>
<td>5</td>
<td>SDRAM-A6</td>
<td>+3.3V</td>
<td>19</td>
</tr>
<tr>
<td>5</td>
<td>6</td>
<td>SDRAM-A2</td>
<td>+3.3V</td>
<td>20</td>
</tr>
<tr>
<td>6</td>
<td>7</td>
<td>SDRAM-A5</td>
<td>+3.3V</td>
<td>21</td>
</tr>
<tr>
<td>7</td>
<td>8</td>
<td>SDRAM-A8</td>
<td>+3.3V</td>
<td>22</td>
</tr>
</tbody>
</table>

<table>
<thead>
<tr>
<th>FPGA</th>
<th>CPLD</th>
<th>XSA Function</th>
<th>Proto. Pin</th>
<th>XST-2.x Functions</th>
</tr>
</thead>
<tbody>
<tr>
<td>1</td>
<td>13</td>
<td>SPARTAN-TCK</td>
<td>+3.3V</td>
<td>16</td>
</tr>
<tr>
<td>2</td>
<td>3</td>
<td>SDRAM-A7</td>
<td>+3.3V</td>
<td>17</td>
</tr>
<tr>
<td>3</td>
<td>4</td>
<td>SDRAM-A1</td>
<td>+3.3V</td>
<td>18</td>
</tr>
<tr>
<td>4</td>
<td>5</td>
<td>SDRAM-A6</td>
<td>+3.3V</td>
<td>19</td>
</tr>
<tr>
<td>5</td>
<td>6</td>
<td>SDRAM-A2</td>
<td>+3.3V</td>
<td>20</td>
</tr>
<tr>
<td>6</td>
<td>7</td>
<td>SDRAM-A5</td>
<td>+3.3V</td>
<td>21</td>
</tr>
<tr>
<td>7</td>
<td>8</td>
<td>SDRAM-A8</td>
<td>+3.3V</td>
<td>22</td>
</tr>
</tbody>
</table>

<table>
<thead>
<tr>
<th>FPGA</th>
<th>CPLD</th>
<th>XSA Function</th>
<th>Proto. Pin</th>
<th>XST-2.x Functions</th>
</tr>
</thead>
<tbody>
<tr>
<td>1</td>
<td>13</td>
<td>SPARTAN-TCK</td>
<td>+3.3V</td>
<td>16</td>
</tr>
<tr>
<td>2</td>
<td>3</td>
<td>SDRAM-A7</td>
<td>+3.3V</td>
<td>17</td>
</tr>
<tr>
<td>3</td>
<td>4</td>
<td>SDRAM-A1</td>
<td>+3.3V</td>
<td>18</td>
</tr>
<tr>
<td>4</td>
<td>5</td>
<td>SDRAM-A6</td>
<td>+3.3V</td>
<td>19</td>
</tr>
<tr>
<td>5</td>
<td>6</td>
<td>SDRAM-A2</td>
<td>+3.3V</td>
<td>20</td>
</tr>
<tr>
<td>6</td>
<td>7</td>
<td>SDRAM-A5</td>
<td>+3.3V</td>
<td>21</td>
</tr>
<tr>
<td>7</td>
<td>8</td>
<td>SDRAM-A8</td>
<td>+3.3V</td>
<td>22</td>
</tr>
</tbody>
</table>

<table>
<thead>
<tr>
<th>FPGA</th>
<th>CPLD</th>
<th>XSA Function</th>
<th>Proto. Pin</th>
<th>XST-2.x Functions</th>
</tr>
</thead>
<tbody>
<tr>
<td>1</td>
<td>13</td>
<td>SPARTAN-TCK</td>
<td>+3.3V</td>
<td>16</td>
</tr>
<tr>
<td>2</td>
<td>3</td>
<td>SDRAM-A7</td>
<td>+3.3V</td>
<td>17</td>
</tr>
<tr>
<td>3</td>
<td>4</td>
<td>SDRAM-A1</td>
<td>+3.3V</td>
<td>18</td>
</tr>
<tr>
<td>4</td>
<td>5</td>
<td>SDRAM-A6</td>
<td>+3.3V</td>
<td>19</td>
</tr>
<tr>
<td>5</td>
<td>6</td>
<td>SDRAM-A2</td>
<td>+3.3V</td>
<td>20</td>
</tr>
<tr>
<td>6</td>
<td>7</td>
<td>SDRAM-A5</td>
<td>+3.3V</td>
<td>21</td>
</tr>
<tr>
<td>7</td>
<td>8</td>
<td>SDRAM-A8</td>
<td>+3.3V</td>
<td>22</td>
</tr>
</tbody>
</table>

<table>
<thead>
<tr>
<th>FPGA</th>
<th>CPLD</th>
<th>XSA Function</th>
<th>Proto. Pin</th>
<th>XST-2.x Functions</th>
</tr>
</thead>
<tbody>
<tr>
<td>1</td>
<td>13</td>
<td>SPARTAN-TCK</td>
<td>+3.3V</td>
<td>16</td>
</tr>
<tr>
<td>2</td>
<td>3</td>
<td>SDRAM-A7</td>
<td>+3.3V</td>
<td>17</td>
</tr>
<tr>
<td>3</td>
<td>4</td>
<td>SDRAM-A1</td>
<td>+3.3V</td>
<td>18</td>
</tr>
<tr>
<td>4</td>
<td>5</td>
<td>SDRAM-A6</td>
<td>+3.3V</td>
<td>19</td>
</tr>
<tr>
<td>5</td>
<td>6</td>
<td>SDRAM-A2</td>
<td>+3.3V</td>
<td>20</td>
</tr>
<tr>
<td>6</td>
<td>7</td>
<td>SDRAM-A5</td>
<td>+3.3V</td>
<td>21</td>
</tr>
<tr>
<td>7</td>
<td>8</td>
<td>SDRAM-A8</td>
<td>+3.3V</td>
<td>22</td>
</tr>
</tbody>
</table>

<table>
<thead>
<tr>
<th>FPGA</th>
<th>CPLD</th>
<th>XSA Function</th>
<th>Proto. Pin</th>
<th>XST-2.x Functions</th>
</tr>
</thead>
<tbody>
<tr>
<td>1</td>
<td>13</td>
<td>SPARTAN-TCK</td>
<td>+3.3V</td>
<td>16</td>
</tr>
<tr>
<td>2</td>
<td>3</td>
<td>SDRAM-A7</td>
<td>+3.3V</td>
<td>17</td>
</tr>
<tr>
<td>3</td>
<td>4</td>
<td>SDRAM-A1</td>
<td>+3.3V</td>
<td>18</td>
</tr>
<tr>
<td>4</td>
<td>5</td>
<td>SDRAM-A6</td>
<td>+3.3V</td>
<td>19</td>
</tr>
<tr>
<td>5</td>
<td>6</td>
<td>SDRAM-A2</td>
<td>+3.3V</td>
<td>20</td>
</tr>
<tr>
<td>6</td>
<td>7</td>
<td>SDRAM-A5</td>
<td>+3.3V</td>
<td>21</td>
</tr>
<tr>
<td>7</td>
<td>8</td>
<td>SDRAM-A8</td>
<td>+3.3V</td>
<td>22</td>
</tr>
</tbody>
</table>

<table>
<thead>
<tr>
<th>FPGA</th>
<th>CPLD</th>
<th>XSA Function</th>
<th>Proto. Pin</th>
<th>XST-2.x Functions</th>
</tr>
</thead>
<tbody>
<tr>
<td>1</td>
<td>13</td>
<td>SPARTAN-TCK</td>
<td>+3.3V</td>
<td>16</td>
</tr>
<tr>
<td>2</td>
<td>3</td>
<td>SDRAM-A7</td>
<td>+3.3V</td>
<td>17</td>
</tr>
<tr>
<td>3</td>
<td>4</td>
<td>SDRAM-A1</td>
<td>+3.3V</td>
<td>18</td>
</tr>
<tr>
<td>4</td>
<td>5</td>
<td>SDRAM-A6</td>
<td>+3.3V</td>
<td>19</td>
</tr>
<tr>
<td>5</td>
<td>6</td>
<td>SDRAM-A2</td>
<td>+3.3V</td>
<td>20</td>
</tr>
<tr>
<td>6</td>
<td>7</td>
<td>SDRAM-A5</td>
<td>+3.3V</td>
<td>21</td>
</tr>
<tr>
<td>7</td>
<td>8</td>
<td>SDRAM-A8</td>
<td>+3.3V</td>
<td>22</td>
</tr>
</tbody>
</table>

<table>
<thead>
<tr>
<th>FPGA</th>
<th>CPLD</th>
<th>XSA Function</th>
<th>Proto. Pin</th>
<th>XST-2.x Functions</th>
</tr>
</thead>
<tbody>
<tr>
<td>1</td>
<td>13</td>
<td>SPARTAN-TCK</td>
<td>+3.3V</td>
<td>16</td>
</tr>
<tr>
<td>2</td>
<td>3</td>
<td>SDRAM-A7</td>
<td>+3.3V</td>
<td>17</td>
</tr>
<tr>
<td>3</td>
<td>4</td>
<td>SDRAM-A1</td>
<td>+3.3V</td>
<td>18</td>
</tr>
<tr>
<td>4</td>
<td>5</td>
<td>SDRAM-A6</td>
<td>+3.3V</td>
<td>19</td>
</tr>
<tr>
<td>5</td>
<td>6</td>
<td>SDRAM-A2</td>
<td>+3.3V</td>
<td>20</td>
</tr>
<tr>
<td>6</td>
<td>7</td>
<td>SDRAM-A5</td>
<td>+3.3V</td>
<td>21</td>
</tr>
<tr>
<td>7</td>
<td>8</td>
<td>SDRAM-A8</td>
<td>+3.3V</td>
<td>22</td>
</tr>
</tbody>
</table>
XStend Schematics

The following pages show the detailed schematics for the XStend Board.